



US005767709A

[11] Patent Number: 5,767,709

[45] Date of Patent: Jun. 16, 1998

5,311,467	5/1994	Lysinger et al.	365/189.01
5,323,066	6/1994	Feddeler et al.	327/142
5,341,341	8/1994	Fukuzo	365/233
5,477,176	12/1995	Chang et al.	327/142
5,510,740	4/1996	Farrell et al.	327/142
5,521,878	5/1996	Ohtani et al.	365/233
5,539,347	7/1996	Duesman	327/142

Primary Examiner—Timothy P. Callahan

Assistant Examiner—Dinh Le

Attorney, Agent, or Firm—Theodore E. Galanthay; Lisa K. Jorgenson; Renee M. Larson

[57] ABSTRACT

Sub C. The entire data path of a synchronous integrated circuit device is initialized in a test mode upon power-up of the synchronous integrated circuit device. Upon power-up of the integrated circuit device in the test mode, a clock signal (either an external clock signal or an associated internal clock signal) is internally clocked. As the clock signal goes to a low logic state upon power-up of the device, a master latch (flip-flop) element of the integrated circuit device is loaded with data and is allowed to conduct; a slave latch (flip-flop) element of the integrated circuit device does not conduct. As the clock signal goes to a high logic state, the data in the master latch is latched. Also upon the high logic state of the clock, the slave latch element is loaded with data and is allowed to conduct.

17 Claims, 4 Drawing Sheets